
NASA TECH BRIEF



NASA Tech Briefs are issued by the Technology Utilization Division to summarize specific technical innovations derived from the space program. Copies are available to the public from the Clearinghouse for Federal Scientific and Technical Information, Springfield, Virginia, 22151.

Computer Modification Reduces Time of Performing Iterative Division



The problem: Reducing the time required to perform iterative division. The division process is one of the most complex and time-consuming internal operations of a computer. In iterative division, successive additions or subtractions are performed between the divisor and dividend remainder, depending upon the sign relationship between the preceding remainder and divisor. Conventionally, this process requires one computer cycle per quotient bit because the sign of the remainder is the last item to be determined from the preceding iteration.

The solution: A serial-by-parallel divider employing a look-ahead feature that predetermines the sign relationships of several iterations before the computer cycle begins. Thus, several add/subtract decisions can be made and implemented in one computer cycle.

How it's done: The block diagram presents a serial-by-parallel divider with an N-iteration lookahead logic configuration. Timing-signal lines, the quotient register, and the command control lines between the look-ahead logic section and the adder/ subtractors are omitted for simplicity. The lookahead logic section is a branching configuration of adders and subtractors. The divisor and the dividend remainder information bits pass through all the adders and subtractors with no delay or interim storage other than the inherent delay encountered in circuit components. Only the carry (C) and the borrow (B) conditions of the most significant bit are retained in latches at each branching level. These carry and borrow conditions at each level uniquely describe the sign relation between the divisor and the remainder

(continued overleaf)

This document was prepared under the sponsorship of the National Aeronautics and Space Administration. Neither the United States Government, nor NASA, nor any person acting on behalf of NASA: A. Makes any warranty or representation, express or implied, with respect to the accuracy, completeness, or usefulness of the information contained in

this document, or that the use of any information, apparatus, method, or process disclosed in this document may not infringe privately-owned rights; or B. Assumes any liabilities with respect to the use of, or for damages resulting from the use of, any information, apparatus, method, or process disclosed in this document.

for the associated iteration and are employed to preset the appropriate adder/subtractor in the main division channel.

Notes:

- Any number of iterative divisions can be made in only one computer cycle using this method. However, the number of components required would be prohibitive for more than a three- or four-iteration look-ahead, because the branching increases geometrically for each decision level that is introduced.
- 2. This method can be employed in any data handling system in which high-speed division must be performed in a serial arithmetic unit.

3. Inquiries concerning this innovation may be directed to:

Technology Utilization Officer Marshall Space Flight Center Huntsville, Alabama, 35812 Reference: B65-10005

Patent status: NASA encourages commercial use of this innovation. No patent action is contemplated.

Source: International Business Machines Corp. under contract to Marshall Space Flight Center (M-FS-166)